Abstract -In this paper, a carrier-based pulse with modulation (PWM) strategy for three-phase threelevel inverter is dealt with, which can keep the common mode voltage constant with minimized switching frequency. The voltage gain and the switching frequency in overall operating ranges including overmodulation are investigated and the analytic equations are presented. Finally, the leakage current reduction effect is confirmed by carrying out simulation and experiment. It will be pointed out that the leakage current cannot be perfectly eliminated because of the dead time.
Introduction
Transformerless photovoltaic (PV) system has many advantages such as cost and size reduction and higher efficiency over the PV system with a transformer. A common mode (CM) voltage variation between the PV panels and the ground, however, injects an additional leakage current in the inverter [1] [2] . A PWM inverter used in motor drive has a similar problem with a high frequency leakage current that flows through parasitic capacitance between stator windings and a motor frame to the ground [3] [4] . Such a leakage current may result in harmonics in the system as well as losses, electromagnetic interference and even electrical safety problem.
One of the most preferred methods to reduce or eliminate the leakage current is by modulation strategy because there is no need to additional hardware. In order to reduce the leakage current, the CM voltage needs to be kept as constant as possible in the adopted PWM scheme.
It was found in [5] that there exist 7 specific space vectors in three-level inverter that produce the same CM voltage, i.e., the 6 medium vectors and one of three zero vectors. Thus, if only these vectors are used to achieve a PWM strategy, the CM voltage will remain constant which leads to leakage current reduction. Such a PWM method with a constant CM voltage can be implemented based on space vector PWM (SVPWM) strategy or carrier based PWM (CBPWM) technique [6] .
In [7] and [8] , the SVPWMs for reducing the leakage currents in three-level inverter system are presented. In the case of SVPWM, some duty ratio equations should be used with sophisticated vector selection algorithms based on the angle of the reference space vector. However, the CBPWM has a merit such that there is no need to determine the electrical angle of the reference space vector. Moreover, the overmodulation operation is quite simple in CBPWM scheme. Under the aspects of implementation complexity and intuitive understanding, the CBPWM method is preferred to the SVPWM one.
In [9] and [10] , some CBPWM techniques for threelevel inverter are presented where only the aforementioned space vectors with the same CM voltage are used. The CBPWM in [9] uses single carrier and thus for convenience, it will be called single carrier based medium vector PWM (SCMVPWM) in this paper.
The SCMVPWM scheme seems to be quite simple. But it has much higher switching frequency, i.e., twice that of the conventional SVPWM in linear mode operation. As a result, the overall system efficiency will be considerably deteriorated due to the increased switching frequency. Moreover, because of dead time involved in every switching instant, the output voltage loss will be increased.
On the other hand, the CBPWM in [10] uses double carrier and it is based on specific phase identification strategy. It is named double carrier based medium vector PWM (DCMVPWM). The switching frequency in DCMVPWM is much lower than that of SCMVPWM with the same effect of constant CM voltage as in SCMVPWM. The DCMVPWM can support the true overmodulation from zero to maximum output voltages. In [10] , however, only the main idea and basic features of DCMVPWM are presented along with simulation study.
In this paper, the DCMVPWM is further investigated especially focusing on the voltage gain and the switching frequency in overall operating ranges including linear mode modulation and overmodulation. DCMVPWM is compared to SCMVPWM in order to reveal the advantages of the DCMVPWM. Also, the leakage current reduction effect with minimized switching frequency is confirmed by carrying out simulation and the experiment. Fig. 1 shows a three-phase three-level inverter system with a three-phase balanced load in order to investigate the reduction of the CM voltage variation. In the case of the grid-connected transformerless PV system, the three-phase voltage will be utility source and the inductors will be linked reactors. In motor drive system, the load can be regarded as an equivalent circuit of the motor. In Fig. 1 , C g and R g represent the stray capacitance and the resistance of the path from P-point or N-point to ground, which become a leakage current path. The leakage current flowing through the grounded path may reach high values without any careful hardware and/or software treatments.
The CM Voltage and the Leakage Current
The condition to eliminate the leakage current is derived in [8] , which is reviewed for self-integration. Fig. 2 shows the simplified circuit for driving the equation of the leakage current from N-point to the ground. where VSI denotes the three-level inverter and the three-phase voltages, v AN , v BN , v CN are the output phase voltages with reference to the N-point. In Fig. 2 Fig. 3 . The Space vectors and the corresponding CM voltages the reference phase voltages should be identified according to the magnitude of the reference phase voltages, that is,
where V AOref , V BOref and V COref is the reference phase voltage for A-, B-and C-phase, respectively. It is assumed that V AOref +V BOref +V COref = 0 for the balanced operation. It should be noted that V max ≥ 0 and V min ≤ 0 at any time to satisfy the zero sum condition, i.e.,
Also, the three phases are identified by max-, mid-and min-phase instead of A-, B-and C-phase according to the reference magnitude as shown in Fig. 4 . Fig. 5 illustrates max-phase voltage synthesis by using P-point voltage(=V dc /2) and O-point voltage(=0). The reference V max is compared to a triangular signal v tri1 to generate the output phase voltage v max . In Fig. 5 , the gating signals Q 1max and Q 2max that generate the output phase voltage v max are depicted. It should be noted that the Npoint is never connected to the output terminal at all in max-phase because V max ≥ 0 at all time. Therefore the maxphase switching toggles between P-point and O-point. Also, the gating signal Q 2max is fixed to 1(i.e., turn-on state). The turn-on duration of Q 1max , T max is expressed by
Similarly, Fig and V min signals are obtained by using the sorting comparator [Eq. (5) and (7) 
Phase selector
Fig . 9 shows the typical waveforms for the DCMVPWM with amplitude modulation index, mi=0.8 and frequency modulation index mf =36. As seen in output voltages beyond its maximum in linear operating region at the expense of the sacrificed output voltage waveform quality. For example, in motor drive system, when the motor is operated at enough high speed, further increase in inverter output voltage may be required to maintain the v/f ratio. Also, the overmodulation may be adopted in high power PV system consisting of several inverters in parallel, where the operating frequency is lowered and the output voltage is maximized. Fig. 10 illustrates the typical overmodulation waveforms with modulation index of 1.2. When the modulation index(m i ) is increased beyond unity, the command signals cannot make the intersection with the carrier signals around their maximum and minimum. It should be noted that even in overmodulation operation, only the medium vectors and a zero vector V 0 [OOO] are selected because of the restriction of (11) and (12) and thus the CM voltage is kept constant as seen in Fig. 10 If m i > 2, there is no intersection between reference signals and carrier signals and thus the output phase voltage waveforms become the quasi-square wave with the four-step change, resulting in the maximum output voltage as seen in Fig. 11 .
In four-step mode, the procedure to obtain A-phase gating signals (Q 1a , Q 2a ) is as follows; 
It is pointed out that in the DCMVPWM the mi value from which the four-step mode begins is fix (1/6)V dc and (5/6)V dc since N v = 0, 1, 2, 7, 13, 14. Therefore, the amount of leakage currents in DCMVPWM and SCMVPWM will be much less than that of SVPWM. In the case of SVPWM, the total number of commutations per a second is 6f c and thus the effective switching frequency will be , 6 1 12 2
For the SCMVPWM, the total number of commutations per a second is 12fc and thus the effective switching frequency becomes , 12 12
Regarding the effective switching frequency per a IGBT with the same carrier frequency, the SVPWM has the lowest switching frequency but it can
where the maximum value of qn, qn,max=120 o. Therefore, using (22) 
Simulation Results
To verify the feasibility and effectiveness of the DCMVPWM method, simulation and experiment are carried out with parameters listed in Table 2 . In [2] , it is mentioned that the stray capacitance C g of PV cells has typical value of 100-200 pF whereas C g may is increased to 9 nF for the wet panels. In this paper, C g value of 10 nF is chosen considering worst case. Also, R g of 1.3 Ω is chosen based on the resistance of earth wires. Because the leakage currents are not affected by the balanced three-phase utility voltages (v sa , v sb , v sc ) as described in Eq. (1), the threephase system without the utility AC sources is considered in the simulation and experimental setup. Fig. 16 shows the simulation waveforms such as the Aphase output voltage, the line-to-line output voltage, the Aphase line current and the leakage current in the case of amplitude modulation index m i =0.9. As seen in Fig. 16 , the DCMVPWM is operated well to generate sinusoidal line current. The leakage current is measured at the ground to N-point path through R g and C g . The rms value of the leakage current is estimated to be about 50 mA.
The linear modulation operation
According to the international standard IEC 602109-2, the maximum leakage current allowed is 60 mA/kW. Also, the German standard DIN VDE 0126-1-1 states that the leakage mean level of 30 mA should be disconnected with 0.3 sec [2] . The leakage current in this simulation is more or less the standard level. If the stray capacitance is reduced, the leakage current will be within the fully safe level.
It is true that the DCMVPWM can perfectly eliminate the leakage current owing to the constant the CM voltage. However the practical three-level inverter has the dead time for safe switching operation. During very short dead time, the CM voltage of the inverter can be deviated from its constant value. That is, because of the inevitable dead time, the leakage current cannot be completely eliminated. Fig. 17 shows the CM voltage and the leakage current where one can see that the CM voltage is not perfectly constant but changed with pulse train pattern. The height of the pulse is about 33 V. Fig. 18 shows the A-phase output voltage and the Aphase current for DCMVPWM and SCMVPWM cases. In much higher and thus the amount of the dead time is much larger in SCMVPWM. This leads to the more voltage losses in SCMVPWM than DCMVPWM. Fig. 19 shows the leakage currents in the case of DCMVPWM. SCMVPWM and SVPWM, respectively. It can be seen in Fig. 19 that SCMVPWM and DCMVPWM has lower leakage current level than that of SVPWM. The leakage current of DCMVPWM is slightly higher than that of SCMVPWM but such difference may be negligible because many minor factors are actually omitted and the model used in simulation is idealized for simulation convenience.
It is concluded that DCMVPWM is better than SCMVPWM because the leakage current is almost same but the voltage loss is much smaller.
The Overmodulation operation
In the case that the amplitude modulation index m i is greater than unity, the overmodulation occurs as seen in Fig.  20 .
One can notice from Fig. 20 that there exist some time duration during which any switching operation does not occur like "halt time". The higher modulation index is, the longer such a halt time is. It is observed from Fig. 20 that the CM voltage has intermittent pulse train with halt time. Therefore, the leakage current has intermittent pattern synchronized with the CM voltage. Fig. 21 shows the experimental waveforms with the same conditions that are given to obtain the simulation waveforms of Fig. 16 . It is found that comparing the waveforms of Fig.  16 and Fig. 21 the proposed DCMVPWM is actually well operated to reduce the leakage current within the sufficiently low level. Fig. 22 shows the experimental waveforms of the CM voltage and the leakage current in the case of m i =0.9. As in simulation waveform of Fig. 17 , it is observed that the CM voltage has pulse train pattern and the leakage current has sharp pulses during dead time.
Experimental Results

The linear modulation operation
In Fig. 23 , the waveforms during the time slot is expanded and shown in the right side of the investigate the effect of dead time on the leakage current. It should be noticed that as seen in the expanded figure of Fig. 23 , the leakage current has very short pulses at every instants of switching state change. Because the dead time is limited to several micro-seconds, the leakage current due to the dead time effect is of high frequency nature. Fig. 24 shows the experimental results of the leakage currents in case of SVPWM and DCMVPWM. Fig. 24 shows good agreement with the simulation results of Fig.  19 . By using DCMVPWM, the leakage current is significantly reduced. The leakage current has some time intervals during which the leakage current is perfectly zero without any pulse train. This is because the CM voltage is constant during such halt time. Fig. 26 shows the experimental waveforms when m i =2.2, i.e., full maximized overmodulation. In the full overmodulation, the phase voltage becomes quasi-square waveform. Also the line to line voltage changes its voltage level every 60 o intervals. Thus the leakage current shows the short pulse every 60 o intervals. From Fig. 25 and Fig. 26 , it is found that even in overmodulation, the DCMVPWM can eliminate the leakage current at sufficiently low level. If the dead time is shorten, the leakage current will be more decreased.
The overmodulation operation
Conclusion
In this paper, the DCMVPWM for three-phase threelevel inverter is investigated. The basic analytic equations such as the voltage gain and the switching frequency in overall operating ranges including overmodulation are discussed. Also, DCMVPWM is compared to SCMVPWM in order to find the advantages of the DCMVPWM. The switching frequency of DCMVPWM is much lower, about 33 % lower, than that of SCMVPWM while the Finally, the leakage current reduction with minimized switching frequency in DCMVPWM is confirmed by carrying out simulation and the experiment. Because the dead time is inevitable, the leakage current cannot be completely eliminated even though the constant common mode voltage algorithm is employed
